( en | de | ru )

 

Disambiguation of "Vaz, Bruno"

Author of the publication

copydeleteadd this publication to your clipboard
Design of low-voltage CMOS pipelined ADCs using 1 pico-Joule of energy per conversion.

, , , , , and . ISCAS (1), page 921-924. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Margarita Vázquez Navarro

Life cycle of contrails from a time series of geostationary satellite images. Uni München, (2009)

Beatriz Vaz

Sharmila Vaz

Jorge Mario Vázquez Márquez

Anna Vazaki

 

Other publications of authors with the same name

Switched-capacitor circuits using a single-phase scheme., , , , , and . ISCAS (4), page 3123-3126. IEEE, (2005)A 0.9V ΔΣ Modulator with 80dB SNDR and 83dB DR Using a Single-Phase Technique., , , and . ISSCC, page 191-200. IEEE, (2006)A programmable RFSoC in 16nm FinFET technology for wideband communications., , , , , , , , , and 5 other author(s). A-SSCC, page 1-4. IEEE, (2017)On Creation of Synthetic Samples from GANs for Fake News Identification Algorithms., , and . WorldCIST (3), volume 470 of Lecture Notes in Networks and Systems, page 316-326. Springer, (2022)Design of low-voltage CMOS pipelined ADCs using 1 pico-Joule of energy per conversion., , , , , and . ISCAS (1), page 921-924. IEEE, (2002)A 13Bit 5GS/S ADC with Time-Interleaved Chopping Calibration in 16NM FinFET., , , , , , , , , and 10 other author(s). VLSI Circuits, page 99-100. IEEE, (2018)16.1 A 13b 4GS/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC., , , , , , , , , and 3 other author(s). ISSCC, page 276-277. IEEE, (2017)Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance., , , , and . ISCAS (1), page 197-200. IEEE, (2003)A low-voltage 3 mW 10-bit 4MS/s pipeline ADC in digital CMOS for sensor interfacing., , , , , and . ISCAS (4), page 4074-4077. IEEE, (2005)A modular 16NM Direct-RF TX/RX Embedding 9GS/S DAC and 4.5GS/S ADC with 90DB Isolation and Sub-80PS Channel Alignment for Monolithic Integration in 5G Base-Station SoC., , , , , , , , , and 3 other author(s). VLSI Circuits, page 219-220. IEEE, (2018)