( en | de | ru )

 

Disambiguation of "Isoaho, Jouni"

Author of the publication

copydeleteadd this publication to your clipboard
A software defined approach for common baseband processing.

, , and . J. Syst. Archit., 54 (8): 769-786 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jouni Kallunki

Jouni Tuominen

Ibrahim Jouni

Pierre Jounieaux

Jouni Takalo

 

Other publications of authors with the same name

A novel, high-speed, reconfigurable demapper-symbol deinterleaver architecture for DVB-T., , , and . ISCAS (4), page 382-385. IEEE, (1999)Current Challenges in Embedded Communication Systems., , and . Int. J. Embed. Real Time Commun. Syst., 1 (1): 1-21 (2010)Full-duplex link implementation using dual-rail encoding and multiple-valued current-mode logic., , and . ISCAS, IEEE, (2006)Toward Autonomic Internet of Things: Recent Advances, Evaluation Criteria, and Future Research Directions., , , and . IEEE Internet Things J., 10 (16): 14725-14748 (August 2023)Objectives for New Error Criteria for Mobile Broadcasting of Streaming Audiovisual Services., , , and . EURASIP J. Adv. Signal Process., (2008)Hybrid Trust Model for Internet Routing, , and . CoRR, (2011)High-Performance Long NoC Link Using Delay-Insensitive Current-Mode Signaling., , , , and . VLSI Design, (2007)Hierarchical agent monitoring design approach towards self-aware parallel systems-on-chip., , , , and . ACM Trans. Embed. Comput. Syst., 9 (3): 25:1-25:24 (2010)DSP system integration and prototyping with FPGAS., , , and . VLSI Signal Processing, 6 (2): 155-172 (1993)Design and Implementation of Viterbi Decoder with FPGAs., , and . VLSI Signal Processing, 21 (1): 5-14 (1999)