( en | de | ru )

 

Disambiguation of "Matsuzawa, Akira"

Author of the publication

copydeleteadd this publication to your clipboard
Synthesis and Automatic Layout of Resistive Digital-to-Analog Converter Based on Mixed-Signal Slice Cell.

, , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (12): 2435-2443 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Akira Hayashima

Akira Hori

Akira Satake

Akira Yasui

Akira Hayashima

 

Other publications of authors with the same name

A CMOS direct sampling mixer using Switched Capacitor Filter technique for software-defined radio., , , , and . ASP-DAC, page 103-104. IEEE, (2008)A CMOS Smart Image Sensor LSI for Focal-Plane Compression., , , , , , , and . ASP-DAC, page 339-340. IEEE, (1998)Radio receiver front-end using time-based all-digital ADC (TAD)., , , , , , , , , and 3 other author(s). ICECS, page 471-473. IEEE, (2014)A 7GS/s direct digital frequency synthesizer with a two-times interleaved RDAC in 65nm CMOS., , and . ESSCIRC, page 151-154. IEEE, (2017)A Fifth-Order Continuous-Time Delta-Sigma Modulator With Single-Opamp Resonator., , , , , and . IEEE J. Solid State Circuits, 45 (4): 697-706 (2010)Feedforward compensation technique for all digital phase locked loop based synthesizers., , and . ISCAS, IEEE, (2006)A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration., , , , , and . IEEE J. Solid State Circuits, 49 (1): 50-60 (2014)A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC., , , and . IEEE J. Solid State Circuits, 51 (10): 2345-2356 (2016)Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product., , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (8): 1518-1527 (2015)The Effects of Switch Resistances on Pipelined ADC Performances and the Optimization for the Settling Time., and . IEICE Trans. Electron., 90-C (6): 1165-1171 (2007)