Author of the publication

A Novel Transconductance Block Eliminates the Need for Common-Mode Feedback in Fully Differential Circuits.

, and . ISCAS, page 277-280. IEEE, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Loser-Take-All Error Amplifier for DC Power Supply Control., and . ISCAS, page 854-857. IEEE, (1995)A family of CMOS latches with 3 stable operating points., and . ISCAS (1), page 109-112. IEEE, (2001)A programmable VHF CMOS read-channel continuous-time filter with on-chip tuning., and . ISCAS (1), page 208-211. IEEE, (2001)Noise analysis for time-domain circuits., , and . ISCAS, page 149-152. IEEE, (2015)A Silicon-Based Low-Power Broadband Transimpedance Amplifier., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (2): 498-509 (2018)An algorithm for identifying unstable operating points using SPICE., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (3): 360-370 (1995)OC-192 transmitter and receiver in standard 0.18-μm CMOS., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 37 (12): 1768-1780 (2002)An 8.2 Gb/s-to-10.3 Gb/s Full-Rate Linear Referenceless CDR Without Frequency Detector in 0.18 μm CMOS., , and . IEEE J. Solid State Circuits, 50 (9): 2048-2060 (2015)An 80mW 40Gb/s 7-Tap T/2-Spaced FFE in 65nm CMOS., and . ISSCC, page 364-365. IEEE, (2009)An 11.75-Gb/s combined decision feedback equalizer and clock data recovery circuit in 0.18-μm CMOS., and . ESSCIRC, page 508-511. IEEE, (2007)