Author of the publication

Normally-Off Computing for Crystalline Oxide Semiconductor-Based Multicontext FPGA Capable of Fine-Grained Power Gating on Programmable Logic Element With Nonvolatile Shadow Register.

, , , , , , , , , , , and . IEEE J. Solid State Circuits, 50 (9): 2199-2211 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A high density and high data transfer rate flexible disk drive for insertion to the PCMCIA type-II slot., , , , and . IEEE Trans. Consumer Electronics, 48 (2): 195-201 (2002)A Boosting Pass Gate With Improved Switching Characteristics and No Overdriving for Programmable Routing Switch Based on Crystalline In-Ga-Zn-O Technology., , , , , , , , , and 4 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 23 (3): 422-434 (2015)A Novel Pulse Wave Analyzer for Personal Health Monitoring., and . GCCE, page 319-323. IEEE, (2019)Nonvolatile Memory With Extremely Low-Leakage Indium-Gallium-Zinc-Oxide Thin-Film Transistor., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 47 (9): 2258-2265 (2012)Embedded SRAM and Cortex-M0 core with backup circuits using a 60-nm crystalline oxide semiconductor for power gating., , , , , , , , , and 14 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2014)30.9 Normally-off computing with crystalline InGaZnO-based FPGA., , , , , , , , , and 4 other author(s). ISSCC, page 502-503. IEEE, (2014)Embedded SRAM and Cortex-M0 Core Using a 60-nm Crystalline Oxide Semiconductor., , , , , , , , , and 5 other author(s). IEEE Micro, 34 (6): 42-53 (2014)Normally-Off Computing for Crystalline Oxide Semiconductor-Based Multicontext FPGA Capable of Fine-Grained Power Gating on Programmable Logic Element With Nonvolatile Shadow Register., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 50 (9): 2199-2211 (2015)