( en | de | ru )

 

Disambiguation of "Jones, Timothy M."

Author of the publication

copydeleteadd this publication to your clipboard
REPAIR: Hard-error recovery via re-execution.

, , , and . DFTS, page 76-79. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hugh Jones

Janet Jones-Ullmann

Jens Olaf Jonescheit

Arun W Jones

Sara Jones

 

Other publications of authors with the same name

A reconfigurable cache architecture for energy efficiency., , and . Conf. Computing Frontiers, page 9. ACM, (2011)Energy Efficient And Low Latency Interconnection Network For Multicast Invalidates In Shared Memory Systems., , , and . AISTECS@HiPEAC, page 1:1-1:6. ACM, (2016)The HELIX project: overview and directions., , , , and . DAC, page 277-282. ACM, (2012)Helix: Making the Extraction of Thread-Level Parallelism Mainstream., , , , and . IEEE Micro, 32 (4): 8-18 (2012)Towards zero latency photonic switching in shared memory networks., , , and . Concurr. Comput. Pract. Exp., 26 (15): 2551-2566 (2014)HALO: post-link heap-layout optimisation., and . CGO, page 94-106. ACM, (2020)Performance implications of transient loop-carried data dependences in automatically parallelized loops., , , and . CC, page 23-33. ACM, (2016)The Smart Cache: An Energy-Efficient Cache Architecture Through Dynamic Adaptation., , and . Int. J. Parallel Program., 41 (2): 305-330 (2013)On Verifying Timed Hyperproperties., , and . TIME, volume 147 of LIPIcs, page 20:1-20:18. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2019)Vector Runahead for Indirect Memory Accesses., , , and . IEEE Micro, 42 (4): 116-123 (2022)