( en | de | ru )

 

Disambiguation of "Iyengar, Vikram"

Author of the publication

copydeleteadd this publication to your clipboard
System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (9): 1088-1094 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Narayanaswamy Iyengar

Vikram Mehta

Iyengar Chokkana

Vikram Menon

Vikram Mavalankar

 

Other publications of authors with the same name

SOC test planning using virtual test access architectures., , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (12): 1263-1276 (2004)Performance verification of high-performance ASICs using at-speed structural test., , , , , , , , , and . ACM Great Lakes Symposium on VLSI, page 247-252. ACM, (2006)On the Use of k-tuples for SoC Test Schedule Representation., and . ITC, page 539-548. IEEE Computer Society, (2002)Test Resource Optimization for Multi-Site Testing of SOCs Under ATE Memory Depth Constraints., , , and . ITC, page 1159-1168. IEEE Computer Society, (2002)Defect-Oriented Test for Ultra-Low DPM., and . Asian Test Symposium, page 455. IEEE Computer Society, (2005)A Unified Approach for SOC Testing Using Test Data Compression and TAM Optimization., , , and . DATE, page 11188-11190. IEEE Computer Society, (2003)Built-in Test Pattern Generation For High-Performance Cir cuits Using Twisted-Ring Counters., , and . VTS, page 22-27. IEEE Computer Society, (1999)Test scheduling with thermal optimization for network-on-chip systems using variable-rate on-chip clocking., and . DATE, page 652-657. European Design and Automation Association, Leuven, Belgium, (2006)Thermal-Aware Testing of Network-on-Chip Using Multiple-Frequency Clocking., , and . VTS, page 46-51. IEEE Computer Society, (2006)Design For At-Speed Structural Test And Performance Verification Of High-Performance ASICs., , , , , , , and . CICC, page 567-570. IEEE, (2006)