Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 112GB/S PAM4 Wireline Receiver Using a 64-Way Time-Interleaved SAR ADC in 16NM FinFET., , , , , , , , , and 5 other author(s). VLSI Circuits, page 47-48. IEEE, (2018)A 0.5-16.3 Gbps Multi-Standard Serial Transceiver With 219 mW/Channel in 16-nm FinFET., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 52 (7): 1783-1797 (2017)A 0.5-16.3Gbps multi-standard serial transceiver with 219mW/channel in 16nm FinFET., , , , , , , , , and 7 other author(s). ESSCIRC, page 297-300. IEEE, (2016)A 2.25pJ/bit Multi-lane Transceiver for Short Reach Intra-package and Inter-package Communication in 16nm FinFET., , , , , , , , , and 9 other author(s). CICC, page 1-8. IEEE, (2019)Wideband flexible-reach techniques for a 0.5-16.3Gb/s fully-adaptive transceiver in 20nm CMOS., , , , , , , , , and 3 other author(s). CICC, page 1-4. IEEE, (2014)A 0.5-16.3 Gb/s Fully Adaptive Flexible-Reach Transceiver for FPGA in 20 nm CMOS., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 50 (8): 1932-1944 (2015)A 126mW 56Gb/s NRZ wireline transceiver for synchronous short-reach applications in 16nm FinFET., , , , , , , , , and 6 other author(s). ISSCC, page 274-276. IEEE, (2018)