( en | de | ru )

 

Disambiguation of "Hori, Yohei"

Author of the publication

copydeleteadd this publication to your clipboard
Secure Content Distribution System Based on Run-Time Partial Hardware Reconfiguration.

, , and . FPL, page 1-4. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hidehiko Hori

Yohei Harayama

Noriko Hori

Akira Hori

Noriko Hori

 

Other publications of authors with the same name

Development of the Unified Security Requirements of PUFs During the Standardization Process., , , , , , , and . SecITC, volume 11359 of Lecture Notes in Computer Science, page 314-330. Springer, (2018)Entropy Estimation of Physically Unclonable Functions., , and . IACR Cryptol. ePrint Arch., (2020)Pseudo-LFSR PUF: A Compact, Efficient and Reliable Physical Unclonable Function., , , and . ReConFig, page 223-228. IEEE Computer Society, (2011)DeviceVeil: Robust Authentication for Individual USB Devices Using Physical Unclonable Functions., , , and . DSN, page 302-314. IEEE, (2019)A Shogi Processor with a Field Programmable Gate Array., , , , and . Computers and Games, volume 2063 of Lecture Notes in Computer Science, page 297-314. Springer, (2000)An FPGA-based processor for shogi mating problems., , and . FPT, page 117-124. IEEE, (2002)Development of an Evaluation Platform and Performance Experimentation of Flex Power FPGA Device., , , and . IEICE Trans. Inf. Syst., 101-D (2): 303-313 (2018)A Fast Power Current Simulation of Cryptographic VLSI Circuits for Side Channel Attack Evaluation., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (12): 2533-2541 (2013)A Secure Digital Content Delivery System Based on Partially Reconfigurable Hardware., , , and . FPT, page 253-256. IEEE, (2007)Energy and area saving effect of Dynamic Partial Reconfiguration on a 28-nm process FPGA., , and . GCCE, page 217-218. IEEE, (2013)