( en | de | ru )

 

Disambiguation of "Boroujeni, Bahman Kheradmand"

Author of the publication

copydeleteadd this publication to your clipboard
Baseband amplifiers in a-IGZO TFT technology for flexible audio systems.

, , , , , , , , , and . ISPACS, page 357-361. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nousha Kheradmand

Amin Kheradmand

Nousha Kheradmand

Nousha Kheradmand

Bahman Bawendi

 

Other publications of authors with the same name

A Scalable and Adaptive Technique for Compensating Process Variations and Controlling Leakage and Delay in the FPGA., , and . J. Low Power Electron., 9 (1): 1-8 (2013)Modeling of a Nonvolatile Organic Memory Device with Memcapacitve Properties., , , , and . ICECS, page 1-4. IEEE, (2023)A fully integrated audio amplifier in flexible a-IGZO TFT technology for printed piezoelectric loudspeakers., , , , , , , , , and . ECCTD, page 1-4. IEEE, (2015)20.3dB 0.39mW AM detector with single-transistor active inductor in bendable a-IGZO TFT., , , , , , , , , and 1 other author(s). ESSCIRC, page 79-82. IEEE, (2016)High gain amplifiers in flexible self-aligned a-IGZO thin-film-transistor technology., , , , , , , , , and . ICECS, page 108-111. IEEE, (2014)A Fully-Printed Self-Biased Polymeric Audio Amplifier for Driving Fully-Printed Piezoelectric Loudspeakers., , , , , , , , , and 2 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (6): 785-794 (2016)A transistor model for a-IGZO TFT circuit design built upon the RPI-aTFT model., , , , , , , , , and . NEWCAS, page 129-132. IEEE, (2017)Cherry-Hooper amplifiers with 33 dB gain at 400 kHz BW and 10 dB gain at 3.5 MHz BW in flexible self-aligned a-IGZO TFT technology., , , , , , , , , and 1 other author(s). ISPACS, page 271-274. IEEE, (2014)High performance circuit techniques for dynamic OR gates., , and . ISCAS, IEEE, (2006)Optimal Logic Architecture and Supply Voltage Selection Method to Reduce the Impact of the Threshold Voltage Variation on the Timing., , and . J. Low Power Electron., 7 (2): 285-293 (2011)