Author of the publication

Canceling the ISI Due to Finite S/H Bandwidth in a Circular Buffer Forward Equalizer.

, , and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (3): 188-192 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Effect of nonlinearity in the CMFB circuit that uses the differential-difference amplifier., and . ISCAS, IEEE, (2006)Background interstage gain calibration technique for pipelined ADCs., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (1): 32-43 (2005)Overcoming the Effect of the Summation-Node Parasitic Pole in an Analog Equalizer., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (3): 652-663 (2012)Correction to "Calibration of Sample-Time Error in a Two-Channel Time-Interleaved Analog-to-Digital Converter"., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (4): 822 (2005)Digital Background Calibration of a Split Current-Steering DAC., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (8): 2854-2864 (2019)A Passive Switched-Capacitor Finite-Impulse-Response Equalizer., , , and . IEEE J. Solid State Circuits, 42 (2): 400-409 (2007)High-speed computation of the Radon transform and backprojection using an expandable multiprocessor architecture., , , and . IEEE Trans. Circuits Syst. Video Techn., 2 (4): 347-360 (1992)Calibration of pipelined ADC gain and memory errors in an adaptively equalized receiver., , , and . ISCAS, page 4049-4052. IEEE, (2010)Correction of Mismatches in a Time-Interleaved Analog-to-Digital Converter in an Adaptively Equalized Digital Communication Receiver., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (2): 307-319 (2009)A Digitally Corrected 5-mW 2-MS/s SC Delta Sigma ADC in 0.25- μ m CMOS With 94-dB SFDR., , and . IEEE J. Solid State Circuits, 46 (11): 2673-2684 (2011)