Author of the publication

Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory for Energy-Efficient Brain-Inspired Computing.

, , , and . IEEE Trans. Neural Networks Learn. Syst., 27 (9): 1907-1919 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Leveraging All-Spin Logic to Improve Hardware Security., , and . ACM Great Lakes Symposium on VLSI, page 491-494. ACM, (2017)MRIMA: An MRAM-Based In-Memory Accelerator., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (5): 1123-1136 (2020)Deep-Dup: An Adversarial Weight Duplication Attack Framework to Crush Deep Neural Network in Multi-Tenant FPGA., , , and . CoRR, (2020)Optimize Deep Convolutional Neural Network with Ternarized Weights and High Accuracy., , and . WACV, page 913-921. IEEE, (2019)Parametric Noise Injection: Trainable Randomness to Improve Deep Neural Network Robustness against Adversarial Attack., , and . CoRR, (2018)Ultra low power associative computing with spin neurons and resistive crossbar memory., , and . DAC, page 107:1-107:6. ACM, (2013)Accelerating Bulk Bit-Wise X(N)OR Operation in Processing-in-DRAM Platform., and . CoRR, (2019)Processing-In-Memory Acceleration of Convolutional Neural Networks for Energy-Efficiency, and Power-Intermittency Resilience., , , and . CoRR, (2019)Processing-In-Memory Acceleration of Convolutional Neural Networks for Energy-Effciency, and Power-Intermittency Resilience., , , and . ISQED, page 8-13. IEEE, (2019)Defense-Net: Defend Against a Wide Range of Adversarial Attacks through Adversarial Detector., and . ISVLSI, page 332-337. IEEE, (2019)