<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" xmlns="http://purl.org/rss/1.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"><channel rdf:about="https://www.bibsonomy.org/user/timo/FPGA"><title>BibSonomy bookmarks for /user/timo/FPGA</title><link>https://www.bibsonomy.org/user/timo/FPGA</link><description>BibSonomy RSS Feed for /user/timo/FPGA</description><items><rdf:Seq><rdf:li rdf:resource="http://www.mikrocontroller.net/"/><rdf:li rdf:resource="http://www.aufzu.de/"/><rdf:li rdf:resource="http://www.opencores.org/"/><rdf:li rdf:resource="http://www.sutherland-hdl.com/on-line_ref_guide/vlog_ref_top.html"/><rdf:li rdf:resource="http://tams-www.informatik.uni-hamburg.de/vhdl/"/></rdf:Seq></items></channel><item rdf:about="http://www.mikrocontroller.net/"><title>www.mikrocontroller.net</title><description></description><link>http://www.mikrocontroller.net/</link><dc:creator>timo</dc:creator><dc:date>2007-08-02T00:25:44+02:00</dc:date><dc:subject>AVR CPLD FPGA electronics forum hardware microcontroller programming </dc:subject><content:encoded>&lt;a itemprop=&#034;url&#034; data-versiondate=&#034;2007-08-02T00:25:44+02:00&#034; href=&#034;http://www.mikrocontroller.net/&#034; rel=&#034;nofollow&#034; class=&#034;description-link&#034;&gt;http://www.mikrocontroller.net/&lt;/a&gt;</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="https://www.bibsonomy.org/tag/AVR"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/CPLD"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/FPGA"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/electronics"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/forum"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/hardware"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/microcontroller"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/programming"/></rdf:Bag></taxo:topics></item><item rdf:about="http://www.aufzu.de/"><title>aufzu</title><description>Dieser Informationsdienst hat immer auf und niemals zu.</description><link>http://www.aufzu.de/</link><dc:creator>timo</dc:creator><dc:date>2007-08-01T16:30:48+02:00</dc:date><dc:subject>FPGA electronics semiconductor </dc:subject><content:encoded>&lt;span itemprop=&#034;description&#034;&gt;Dieser Informationsdienst hat immer auf und niemals zu.&lt;/span&gt;</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="https://www.bibsonomy.org/tag/FPGA"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/electronics"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/semiconductor"/></rdf:Bag></taxo:topics></item><item rdf:about="http://www.opencores.org/"><title>OpenCores.org</title><description></description><link>http://www.opencores.org/</link><dc:creator>timo</dc:creator><dc:date>2007-07-23T02:55:02+02:00</dc:date><dc:subject>FPGA VHDL Verilog electronics free hardware opensource source </dc:subject><content:encoded>&lt;a itemprop=&#034;url&#034; data-versiondate=&#034;2007-07-23T02:55:02+02:00&#034; href=&#034;http://www.opencores.org/&#034; rel=&#034;nofollow&#034; class=&#034;description-link&#034;&gt;http://www.opencores.org/&lt;/a&gt;</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="https://www.bibsonomy.org/tag/FPGA"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/VHDL"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/Verilog"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/electronics"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/free"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/hardware"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/opensource"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/source"/></rdf:Bag></taxo:topics></item><item rdf:about="http://www.sutherland-hdl.com/on-line_ref_guide/vlog_ref_top.html"><title>Verilog HDL On-line Quick Reference</title><description></description><link>http://www.sutherland-hdl.com/on-line_ref_guide/vlog_ref_top.html</link><dc:creator>timo</dc:creator><dc:date>2007-01-25T11:49:21+01:00</dc:date><dc:subject>Verilog programming FPGA HDL reference </dc:subject><content:encoded>&lt;a itemprop=&#034;url&#034; data-versiondate=&#034;2007-01-25T11:49:21+01:00&#034; href=&#034;http://www.sutherland-hdl.com/on-line_ref_guide/vlog_ref_top.html&#034; rel=&#034;nofollow&#034; class=&#034;description-link&#034;&gt;http://www.sutherland-hdl.com/on-line_ref_guide/vlog_ref_top.html&lt;/a&gt;</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="https://www.bibsonomy.org/tag/Verilog"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/programming"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/FPGA"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/HDL"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/reference"/></rdf:Bag></taxo:topics></item><item rdf:about="http://tams-www.informatik.uni-hamburg.de/vhdl/"><title>The Hamburg VHDL Archive</title><description></description><link>http://tams-www.informatik.uni-hamburg.de/vhdl/</link><dc:creator>timo</dc:creator><dc:date>2007-01-24T18:32:33+01:00</dc:date><dc:subject>programming FPGA VHDL design electronic </dc:subject><content:encoded>&lt;a itemprop=&#034;url&#034; data-versiondate=&#034;2007-01-24T18:32:33+01:00&#034; href=&#034;http://tams-www.informatik.uni-hamburg.de/vhdl/&#034; rel=&#034;nofollow&#034; class=&#034;description-link&#034;&gt;http://tams-www.informatik.uni-hamburg.de/vhdl/&lt;/a&gt;</content:encoded><taxo:topics><rdf:Bag><rdf:li rdf:resource="https://www.bibsonomy.org/tag/programming"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/FPGA"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/VHDL"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/design"/><rdf:li rdf:resource="https://www.bibsonomy.org/tag/electronic"/></rdf:Bag></taxo:topics></item></rdf:RDF>