BibSonomy :: user  :: brazovayeye ::

bookmarks

publications

(4)   

• Automated hardware design using genetic programming, VHDL, and FPGAs
  Robert L. Popp and David J. Montana and Richard R. Gassner and Gordon Vidaver and Suraj Iyer IEEE International Conference on Systems, Man, and Cybernetics, 3, page2184--2189. San Diego, CA USA, IEEE, 11-14 October1998.
  to evolution, automated hardware logic, optimisation, languages, design, software programming, programmable description variants CAD, algorithms, management, VHSIC Description Language, arrays, FPGA, gate field system Hardware genetic requirements, circuit configuration VHDL, design by brazovayeye on Jun 19, 2008, 5:46 PM
  BibTeX 
• Digital Circuit Evolution and Fitness Landscapes
  Vesselin K. Vassilev and Julian F. Miller and Terence C. Fogarty Proceedings of the Congress on Evolutionary Computation, 2, Mayflower Hotel, Washington D.C., USA, IEEE Press, 6-9 July1999.
  to evolution, fitness optimisation, genotype engineering digital landscapes, characteristics, search, programmable sequences, idealised connectivity, evolutionary alphabets, computation, field-programmable problems, cell sequences array, correlation arrays, logic gate field functionality, combinatorial problem, circuits, circuit representation, model, optimisation by brazovayeye on Jun 19, 2008, 5:35 PM
  BibTeX 
• A hybridized genetic parallel programming based logic circuit synthesizer
  Wai Shing Lau and Kin Hong Lee and Kwong Sak Leung GECCO 2006: Proceedings of the 8th annual conference on Genetic and evolutionary computation, 1, page839--846. Seattle, Washington, USA, ACM Press, 8-12 July2006.
  to experimentation, technology hybridised mapping table, programming synthesiser, programmable programming, performance algorithms, look parallel aids, a array, logic gate flowMap, and up field genetic circuit design by brazovayeye and 1 other person on Jun 19, 2008, 5:35 PM
  URL | BibTeX 
• A methodology for reconfigurable hardware design based upon evolutionary computation
  Francisco Fernandez de Vega and J. I. Hidalgo and J. Lanchares and J. M. Sanchez Microprocessors and Microsystems28(7):363--371September2004.
  to Field algorithm, arrays, Configurable blocks logic gate hardware, programmable programming, genetic Compact algorithms, reconfigurable by brazovayeye on Jun 19, 2008, 5:35 PM
  URL | BibTeX