Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Conference Paper
%1 conf/cases/PoplavkoBBMM03
%A Poplavko, Peter
%A Basten, Twan
%A Bekooij, Marco
%A van Meerbergen, Jef L.
%A Mesman, Bart
%B CASES
%D 2003
%E Moreno, Jaime H.
%E Murthy, Praveen K.
%E Conte, Thomas M.
%E Faraboschi, Paolo
%I ACM
%K dblp
%P 63-72
%T Task-level timing models for guaranteed performance in multiprocessor networks-on-chip.
%U http://dblp.uni-trier.de/db/conf/cases/cases2003.html#PoplavkoBBMM03
%@ 1-58113-676-5
@inproceedings{conf/cases/PoplavkoBBMM03,
added-at = {2018-11-06T00:00:00.000+0100},
author = {Poplavko, Peter and Basten, Twan and Bekooij, Marco and van Meerbergen, Jef L. and Mesman, Bart},
biburl = {https://www.bibsonomy.org/bibtex/24812b8a5bc05bcb459981b07f04df3ac/dblp},
booktitle = {CASES},
crossref = {conf/cases/2003},
editor = {Moreno, Jaime H. and Murthy, Praveen K. and Conte, Thomas M. and Faraboschi, Paolo},
ee = {https://doi.org/10.1145/951710.951721},
interhash = {32c7d9ec9aa397e62ff87218cb3976aa},
intrahash = {4812b8a5bc05bcb459981b07f04df3ac},
isbn = {1-58113-676-5},
keywords = {dblp},
pages = {63-72},
publisher = {ACM},
timestamp = {2018-11-07T16:31:25.000+0100},
title = {Task-level timing models for guaranteed performance in multiprocessor networks-on-chip.},
url = {http://dblp.uni-trier.de/db/conf/cases/cases2003.html#PoplavkoBBMM03},
year = 2003
}