Artikel in einem Konferenzbericht,
Algorithms and architecture of a VLSI signal processor for ANSI standard ISDN transceiver.
T. Koh, O. Agazzi, S. Haider, R. Walden, D. Cassiday, G. Wilson, T. Lalumia, C. Gerveshi, M. Dwarakanath, J. Kumar, R. Crochiere, R. Shaw, R. III, W. McDonald, N. Gottfried, N. Ramesh, M. Heisakanen, und R. Jr..ICASSP, Seite 2468-2471. IEEE, (1989)
Metadaten
- BibTeX-Schlüssel
- conf/icassp/KohAHWCWLGDKCSW89
- Eintragstyp
- inproceedings
- Buchtitel
- ICASSP
- Jahr
- 1989
- Seiten
- 2468-2471
- Verlag
- IEEE
- BibTeX-Querverweis
- conf/icassp/1989
- ee
- https://doi.org/10.1109/ICASSP.1989.266967
- URL
- http://dblp.uni-trier.de/db/conf/icassp/icassp1989.html#KohAHWCWLGDKCSW89
Tags
Nutzer
Kommentare und Rezensionenanzeigen / verbergen
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -%0 Conference Paper
%1 conf/icassp/KohAHWCWLGDKCSW89
%A Koh, Taiho
%A Agazzi, Oscar E.
%A Haider, S. S.
%A Walden, R. W.
%A Cassiday, Daniel R.
%A Wilson, Gene A.
%A Lalumia, T. Mariano
%A Gerveshi, Christine M.
%A Dwarakanath, M. R.
%A Kumar, Jitendra
%A Crochiere, Ronald E.
%A Shaw, R. F.
%A III, R. A. Wilson
%A McDonald, W. R.
%A Gottfried, N. L.
%A Ramesh, N. S.
%A Heisakanen, M. L.
%A Jr., R. B. Blake
%B ICASSP
%D 1989
%I IEEE
%K dblp
%P 2468-2471
%T Algorithms and architecture of a VLSI signal processor for ANSI standard ISDN transceiver.
%U http://dblp.uni-trier.de/db/conf/icassp/icassp1989.html#KohAHWCWLGDKCSW89
@inproceedings{conf/icassp/KohAHWCWLGDKCSW89,
added-at = {2022-09-09T00:00:00.000+0200},
author = {Koh, Taiho and Agazzi, Oscar E. and Haider, S. S. and Walden, R. W. and Cassiday, Daniel R. and Wilson, Gene A. and Lalumia, T. Mariano and Gerveshi, Christine M. and Dwarakanath, M. R. and Kumar, Jitendra and Crochiere, Ronald E. and Shaw, R. F. and III, R. A. Wilson and McDonald, W. R. and Gottfried, N. L. and Ramesh, N. S. and Heisakanen, M. L. and Jr., R. B. Blake},
biburl = {https://www.bibsonomy.org/bibtex/2a806ded2596c00cc9b30ee423a4c65bd/dblp},
booktitle = {ICASSP},
crossref = {conf/icassp/1989},
ee = {https://doi.org/10.1109/ICASSP.1989.266967},
interhash = {fcbb057babb348d608f45be335bbecbd},
intrahash = {a806ded2596c00cc9b30ee423a4c65bd},
keywords = {dblp},
pages = {2468-2471},
publisher = {IEEE},
timestamp = {2024-04-09T14:04:16.000+0200},
title = {Algorithms and architecture of a VLSI signal processor for ANSI standard ISDN transceiver.},
url = {http://dblp.uni-trier.de/db/conf/icassp/icassp1989.html#KohAHWCWLGDKCSW89},
year = 1989
}