@dblp

Layout-Oriented Defect Set Reduction for Fast Circuit Simulation in Cell-Aware Test.

, , und . ATS, Seite 156-160. IEEE Computer Society, (2016)

Links und Ressourcen

Tags