@dblp

An ultra-compact virtual source FET model for deeply-scaled devices: Parameter extraction and validation for standard cell libraries and digital circuits.

, , , , , , и . ASP-DAC, стр. 521-526. IEEE, (2013)

Линки и ресурсы

тэги