@jk_itwm

Towards a Multi-array Architecture for Accelerating Large-scale Matrix Multiplication on FPGAs

, , , , and . (2018)cite arxiv:1803.03790Comment: This paper has been accepet by IEEE International Symposium on Circuits and Systems (ISCAS 2018).

Abstract

Large-scale floating-point matrix multiplication is a fundamental kernel in many scientific and engineering applications. Most existing work only focus on accelerating matrix multiplication on FPGA by adopting a linear systolic array. This paper towards the extension of this architecture by proposing a scalable and highly configurable multi-array architecture. In addition, we propose a work-stealing scheme to ensure the equality in the workload partition among multiple linear arrays. Furthermore, an analytical model is developed to determine the optimal design parameters. Experiments on a real-life convolutional neural network (CNN) show that we can obtain the optimal extension of the linear array architecture.

Description

Towards a Multi-array Architecture for Accelerating Large-scale Matrix Multiplication on FPGAs

Links and resources

URL:
BibTeX key:
shen2018towards
search on:

Comments and Reviews  
(0)

There is no review or comment yet. You can write one!

Tags


Cite this publication