@dblp

Reduction of Parametric Failures in Sub-100-nm SRAM Array Using Body Bias.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (1): 174-183 (2008)

Links and resources

Tags