@dblp

RTL implementations and FPGA benchmarking of selected CAESAR Round Two authenticated ciphers.

, and . Microprocessors and Microsystems - Embedded Hardware Design (2017)

Links and resources

URL:
BibTeX key:
journals/mam/DiehlG17
search on:

Comments and Reviews  
(0)

There is no review or comment yet. You can write one!

Tags


Cite this publication