@dblp

A hardware-friendly algorithm for scalable training and deployment of dimensionality reduction models on FPGA.

, , and . ISQED, page 395-400. IEEE, (2018)

Links and resources

Tags