@dblp

Logical Effort Framework for CNFET-Based VLSI Circuits for Delay and Area Optimization.

, , and . IEEE Trans. VLSI Syst. 27 (3): 573-586 (2019)

Links and resources

URL:
BibTeX key:
journals/tvlsi/AliAC19
search on:

Comments and Reviews  
(0)

There is no review or comment yet. You can write one!

Tags


Cite this publication