@dblp

A 250mW Full-Rate 10Gb/s Transceiver Core in 90nm CMOS Using a Tri-State Binary PD with 100ps Gated Digital Output.

, , , , , , , , , and . ISSCC, page 438-614. IEEE, (2007)

Links and resources

URL:
BibTeX key:
conf/isscc/MasudaSIITMSCBM07
search on:

Comments and Reviews  
(0)

There is no review or comment yet. You can write one!

Tags


Cite this publication