@dblp

An Efficient Delay Test Generation System for Combinational Logic Circuits.

, and . DAC, page 522-528. IEEE Computer Society Press, (1990)

Links and resources

Tags