Inproceedings,
A 32Gb/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS.
S. Parikh, T. Kao, Y. Hidaka, J. Jiang, A. Toda, S. McLeod, W. Walker, Y. Koyanagi, T. Shibuya, and J. Yamada.ISSCC, page 28-29. IEEE, (2013)
Meta data
- BibTeX key
- conf/isscc/ParikhKHJTMWKSY13
- entry type
- inproceedings
- booktitle
- ISSCC
- year
- 2013
- pages
- 28-29
- publisher
- IEEE
- crossref
- conf/isscc/2013
- ee
- https://doi.org/10.1109/ISSCC.2013.6487622
- isbn
- 978-1-4673-4515-6
- url
- http://dblp.uni-trier.de/db/conf/isscc/isscc2013.html#ParikhKHJTMWKSY13
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/isscc/ParikhKHJTMWKSY13
%A Parikh, Samir
%A Kao, Tony
%A Hidaka, Yasuo
%A Jiang, Jian
%A Toda, Asako
%A McLeod, Scott
%A Walker, William W.
%A Koyanagi, Yoichi
%A Shibuya, Toshiyuki
%A Yamada, Jun
%B ISSCC
%D 2013
%I IEEE
%K
%P 28-29
%T A 32Gb/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS.
%U http://dblp.uni-trier.de/db/conf/isscc/isscc2013.html#ParikhKHJTMWKSY13
%@ 978-1-4673-4515-6
@inproceedings{conf/isscc/ParikhKHJTMWKSY13,
added-at = {2023-12-13T01:07:33.000+0100},
author = {Parikh, Samir and Kao, Tony and Hidaka, Yasuo and Jiang, Jian and Toda, Asako and McLeod, Scott and Walker, William W. and Koyanagi, Yoichi and Shibuya, Toshiyuki and Yamada, Jun},
biburl = {https://www.bibsonomy.org/bibtex/2fe35b2e0ae1b8c720bdd6ff89ec4c7a7/admin},
booktitle = {ISSCC},
crossref = {conf/isscc/2013},
ee = {https://doi.org/10.1109/ISSCC.2013.6487622},
interhash = {6d21b0ba6555c54b0939effb8a631bf1},
intrahash = {fe35b2e0ae1b8c720bdd6ff89ec4c7a7},
isbn = {978-1-4673-4515-6},
keywords = {},
pages = {28-29},
publisher = {IEEE},
timestamp = {2023-12-13T01:07:33.000+0100},
title = {A 32Gb/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS.},
url = {http://dblp.uni-trier.de/db/conf/isscc/isscc2013.html#ParikhKHJTMWKSY13},
year = 2013
}