Article,

Logical Effort Framework for CNFET-Based VLSI Circuits for Delay and Area Optimization.

, , and .
IEEE Trans. Very Large Scale Integr. Syst., 27 (3): 573-586 (2019)

Meta data

Tags

Users

  • @dblp

Comments and Reviews