Logical Effort Framework for CNFET-Based VLSI Circuits for Delay and Area Optimization.
, , and .
IEEE Trans. VLSI Syst. 27 (3): 573-586 (2019)

  • @dblp
This publication has not been reviewed yet.

rating distribution
average user rating0.0 out of 5.0 based on 0 reviews
    Please log in to take part in the discussion (add own reviews or comments).