Inproceedings,

FastLane: Improving Performance of Software Transactional Memory for Low Thread Counts

, , , , and .
Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, page 113--122. New York, NY, USA, ACM, (2013)
DOI: 10.1145/2442516.2442528

Meta data

Tags

Users

  • @sunjae0802
  • @gron

Comments and Reviews