Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Voltage island based heterogeneous NoC design through constraint programming., , and . Comput. Electr. Eng., 40 (8): 307-316 (2014)Power-efficient reliable register file for aggressive-environment applications., , , and . IET Comput. Digit. Tech., 14 (1): 1-8 (2020)Analysis of Design Parameters in Safety-Critical Computers., , , , , and . IEEE Trans. Emerg. Top. Comput., 8 (3): 712-723 (2020)Reliability-Aware Heterogeneous 3D Chip Multiprocessor Design., and . J. Electron. Test., 29 (2): 177-184 (2013)Access Pattern-Based Code Compression for Memory-Constrained Embedded Systems, , , and . CoRR, (2007)ILP-Based energy minimization techniques for banked memories., and . ACM Trans. Design Autom. Electr. Syst., 13 (3): 50:1-50:40 (2008)Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors., , , and . DAC, page 224-229. IEEE, (2007)Data compression for improving SPM behavior., , , , and . DAC, page 401-406. ACM, (2004)FPGA implementation of a fault-tolerant application-specific NoC design., , and . DTIS, page 1-6. IEEE, (2016)Optimizing Array-Intensive Applications for On-Chip Multiprocessors., , , , , and . IEEE Trans. Parallel Distributed Syst., 16 (5): 396-411 (2005)