( en | de | ru )

 

Disambiguation of "Papanikolaou, Antonis"

Author of the publication

copydeleteadd this publication to your clipboard
System-level process variability compensation on memory organizations of dynamic applications: a case study.

, , , , and . ISQED, page 376-382. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Georgios Papanikolaou

Paschalis Papanikolaou

Apostolos Papanikolaou

Amalia Papanikolaou

Antonis Tsiongas

 

Other publications of authors with the same name

CAD tools for designing 3D integrated systems., , and . ISCAS, page 2229-2232. IEEE, (2011)A tool flow for predicting system level timing failures due to interconnect reliability degradation., , , , , and . ACM Great Lakes Symposium on VLSI, page 291-296. ACM, (2008)Energy Consumption for Transport of Control Information on a Segmented Software-Controlled Communication Architecture., , , , , and . ARC, volume 3985 of Lecture Notes in Computer Science, page 52-58. Springer, (2006)A global bus power optimization methodology for physical design of memory dominated systems by coupling bus segmentation and activity driven block placement., , , and . ASP-DAC, page 759-761. IEEE Computer Society, (2004)Enabling efficient system configurations for dynamic wireless baseband engines using system scenarios., , , , and . SiPS, page 305-310. IEEE, (2011)Demonstrating HW-SW Transient Error Mitigation on the Single-Chip Cloud Computer Data Plane., , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (3): 507-519 (2015)Interconnect exploration for future wire dominated technologies., , , , , , , and . SLIP, page 105-106. ACM, (2002)Combining system scenarios and configurable memories to tolerate unpredictability., , , , , and . ACM Trans. Design Autom. Electr. Syst., 13 (3): 49:1-49:7 (2008)Reliability issues in deep deep sub-micron technologies: time-dependent variability and its impact on embedded system design., , , , , , , , and . VLSI-SoC, page 342-347. IEEE, (2006)3-D Technology Assessment: Path-Finding the Technology/Design Sweet-Spot., , , , , , , , and . Proc. IEEE, 97 (1): 96-107 (2009)