Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Predicting households' residential mobility trajectories with geographically localized interpretable model-agnostic explanation (GLIME)., , , , , , and . Int. J. Geogr. Inf. Sci., 37 (12): 2597-2619 (December 2023)A 6.7-11.2 Gb/s, 2.25 pJ/bit, Single-Loop Referenceless CDR With Multi-Phase, Oversampling PFD in 65-nm CMOS., , , , and . IEEE J. Solid State Circuits, 53 (10): 2982-2993 (2018)A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier With Real-Time Offset Tracking Using Time-Division Dual Calibration., , , , , , , , and . IEEE J. Solid State Circuits, 56 (8): 2525-2538 (2021)Job Accessibility as a Lens for Understanding the Urban Structure of Colonial Cities: A Digital Humanities Study of the Colonial Seoul in the 1930s Using GIS., , , , and . ISPRS Int. J. Geo Inf., 11 (12): 614 (December 2022)Discrete Neural Processes, , , , and . (2018)cite arxiv:1901.00409.A theoretical analysis of phase shift in pulse injection-locked oscillators., , , , , and . ISCAS, page 1662-1665. IEEE, (2016)A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (12): 2708-2720 (2020)A 192-Gb 12-High 896-GB/s HBM3 DRAM with a TSV Auto-Calibration Scheme and Machine-Learning-Based Layout Optimization., , , , , , , , , and 39 other author(s). ISSCC, page 444-446. IEEE, (2022)A 48 Gb/s PAM-4 Receiver With Pre-Cursor Adjustable Baud-Rate Phase Detector in 40 nm CMOS., , , , , and . IEEE J. Solid State Circuits, 58 (5): 1414-1424 (May 2023)A 4-20-Gb/s 1.87-pJ/b Continuous-Rate Digital CDR Circuit With Unlimited Frequency Acquisition Capability in 65-nm CMOS., , , , , , and . IEEE J. Solid State Circuits, 56 (5): 1597-1607 (2021)