( en | de | ru )

 

Disambiguation of "Sudarshan, Chirag"

Author of the publication

copydeleteadd this publication to your clipboard
An analysis on retention error behavior and power consumption of recent DDR4 DRAMs.

, , , , , , and . DATE, page 293-296. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudarshan Tiwari

Sudarshan Bahukudumbi

Sudarshan Malla

Sudarshan Baruah

Chirag Ashokkumar Jhala

 

Other publications of authors with the same name

ZuSE KI-AVF, , , , , , , , , and 18 other author(s). (2023)Non-idealities and Design Solutions for Analog Memristor-Based Content-Addressable Memories., , , and . NANOARCH, page 17:1-17:6. ACM, (2023)Driving into the memory wall: the role of memory for advanced driver assistance systems and autonomous driving., , , , , and . MEMSYS, page 377-386. ACM, (2018)A Low Power In-DRAM Architecture for Quantized CNNs using Fast Winograd Convolutions., , , , and . MEMSYS, page 158-168. ACM, (2020)Novel adaptive quantization methodology for 8-bit floating-point DNN training., , and . Des. Autom. Embed. Syst., 28 (2): 91-110 (June 2024)eBrainII: A 3 kW Realtime Custom 3D DRAM integrated ASIC implementation of a Biologically Plausible Model of a Human Scale Cortex., , , , , , , , and . CoRR, (2019)Channel Models for Physical Unclonable Functions based on DRAM Retention Measurements., , , , , , and . REDUNDANCY, page 149-154. IEEE, (2019)Efficient Deep Neural Network Training With a Novel 5.3-Bit Block Floating Point Data Format., , , and . IEEE Trans. Circuits Syst. Artif. Intell., 2 (2): 150-161 (June 2025)Efficient coding scheme for DDR4 memory subsystems., , , , , , and . MEMSYS, page 148-157. ACM, (2018)Efficient Generation of Application Specific Memory Controllers., , , , , , , , and . MEMSYS, page 233-247. ACM, (2020)