( en | de | ru )

 

Disambiguation of "Sautter, Rolf"

Author of the publication

copydeleteadd this publication to your clipboard
A 4GHz, low latency TCAM in 14nm SOI FinFET technology using a high performance current sense amplifier for AC current surge reduction.

, , , , , , , and . ESSCIRC, page 343-346. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dieter Sautter

Fritz Sautter

Theodor Sautter

Ludwig Sautter

Peter Sautter

 

Other publications of authors with the same name

A 1.8-GHz instruction window buffer for an out-of-order microprocessor core., , , , , and . IEEE J. Solid State Circuits, 36 (11): 1628-1635 (2001)A 4GHz, low latency TCAM in 14nm SOI FinFET technology using a high performance current sense amplifier for AC current surge reduction., , , , , , , and . ESSCIRC, page 343-346. IEEE, (2015)A system of array families and synthesized soft arrays for the POWER9™ processor in 14nm SOI FinFET technology., , , , , , , , , and 4 other author(s). ESSCIRC, page 303-307. IEEE, (2017)A 32nm 0.5V-supply dual-read 6T SRAM., , , , , , , , , and 5 other author(s). CICC, page 1-4. IEEE, (2010)The vector fixed point unit of the synergistic processor element of the cell architecture processor., , , , , , and . ESSCIRC, page 203-206. IEEE, (2005)A 32kB 2R/1W L1 data cache in 45nm SOI technology for the POWER7TM processor., , , , , , , , , and 3 other author(s). ISSCC, page 344-345. IEEE, (2010)The vector fixed point unit of the synergistic processor element of the cell architecture processor., , , , , , and . DATE Designers' Forum, page 244-248. European Design and Automation Association, Leuven, Belgium, (2006)