( en | de | ru )

 

Disambiguation of "Chatterjee, Navonil"

Author of the publication

copydeleteadd this publication to your clipboard
Fault tolerant mesh based Network-on-Chip architecture.

, and . ISCAS, page 417-420. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Navonil Mustafee

Gudrun Chatterjee

Amitava Chatterjee

Daniel Chatterjee

Indranil Chatterjee

 

Other publications of authors with the same name

A Hybrid Adaptive Strategy for Task Allocation and Scheduling for Multi-applications on NoC-based Multicore Systems with Resource Sharing., , , and . DATE, page 1663-1666. IEEE, (2021)A spare router based reliable Network-on-Chip design., , and . ISCAS, page 1957-1960. IEEE, (2014)CDMA-based multiple multicast communications on WiNOC for efficient parallel computing., , , and . NOCS, page 19:1-19:2. ACM, (2019)Virtual circuit switch based orderly delivery of packets in adaptive NoC routing., , and . NoCArc@MICRO, page 11:1-11:6. ACM, (2019)Reliability-aware application mapping onto mesh based Network-on-Chip., , and . Integr., (2018)A spare link based reliable Network-on-Chip design., , and . VDAT, page 1-6. IEEE, (2014)A reliability aware application mapping onto mesh based Network-on-Chip., , , and . RAIT, page 537-542. IEEE, (2016)Dynamic task allocation and scheduling with contention-awareness for Network-on-Chip based multicore systems., , and . J. Syst. Archit., (2021)Fault tolerant mesh based Network-on-Chip architecture., and . ISCAS, page 417-420. IEEE, (2015)A strategy for fault tolerant reconfigurable Network-on-Chip design., , and . VDAT, page 1-2. IEEE, (2016)