( en | de | ru )

 

Disambiguation of "Ranganathan, Parthasarathy"

Author of the publication

copydeleteadd this publication to your clipboard
JouleSort: a balanced energy-efficiency benchmark.

, , , and . SIGMOD Conference, page 365-376. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiranmayi Ranganathan

Rhama Parthasarathy

Aprameyan Parthasarathy

Anutthaman Parthasarathy

Srinivasan Parthasarathy

 

Other publications of authors with the same name

On the Spectre and Meltdown Processor Security Vulnerabilities., , , , and . IEEE Micro, 39 (2): 9-19 (2019)Fabric convergence implications on systems architecture., , and . HPCA, page 15-26. IEEE Computer Society, (2008)Using Speculative Retirement and Larger Instruction Windows to Narrow the Performance Gap Between Memory Consistency Models., , and . SPAA, page 199-210. ACM, (1997)RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors, , and . Proceedings of the Third Workshop on Computer Architecture Education, (February 1997)Everything as a Service: Powering the New Information Economy., , , , , , , , and . Computer, 44 (3): 36-43 (2011)Learning Execution through Neural Code fusion., , , , and . ICLR, OpenReview.net, (2020)Fifty Years of ISCA: A data-driven retrospective on key trends., , , , , , , and . CoRR, (2023)The Datacenter as a Computer: Designing Warehouse-Scale Machines, Third Edition, , and . Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers, (2018)Neural Execution Engines: Learning to Execute Subroutines., , , , and . NeurIPS, (2020)Reconfigurable caches and their application to media processing., , and . ISCA, page 214-224. IEEE Computer Society, (2000)