( en | de | ru )

 

Disambiguation of "Gupta, Rajesh K."

Author of the publication

copydeleteadd this publication to your clipboard
Pible: battery-free mote for perpetual indoor BLE applications: demo abstract.

, , , , and . BuildSys@SenSys, page 184-185. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Varun K Gupta

Rajesh Saiju

Hybrid Power System Modelling - Simulation and Energy Management Unit Development. Uni Kassel, (2008)

Rajesh Chitta

Rajesh Saiju

Rajesh Narasimha

 

Other publications of authors with the same name

Managing plug-loads for demand response within buildings., , , , and . BuildSys@SenSys, page 13-18. ACM, (2011)Dynamic slack reclamation with procrastination scheduling in real-time embedded systems., and . DAC, page 111-116. ACM, (2005)A survey of techniques for energy efficient on-chip communication., , and . DAC, page 900-905. ACM, (2003)Formal verification - prove it or pitch it., , , , , , , , and . DAC, page 710-711. ACM, (2003)Design and implementation of a hierarchical exception handling extension to systemC., and . CASES, page 80-84. ACM, (2000)Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems., and . ISLPED, page 78-81. ACM, (2004)LEMAX: learning-based energy consumption minimization in approximate computing with quality guarantee., , and . DAC, page 161:1-161:6. ACM, (2018)Test and fault-tolerance issues in pipelined DSP hardware., and . Digit. Signal Process., 1 (3): 134-144 (1991)The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric: Fast Architectures and Design Methodologies for Fast Chips., , , , , , , , , and 10 other author(s). IEEE Micro, 38 (2): 30-41 (2018)Underdesigned and Opportunistic Computing in Presence of Hardware Variability., , , , , , , , , and 2 other author(s). IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (1): 8-23 (2013)