( en | de | ru )

 

Disambiguation of "Yarmolik, Vyacheslav N."

Author of the publication

copydeleteadd this publication to your clipboard
March PS(23N) Test for DRAM Pattern-Sensitive Faults.

, , and . Asian Test Symposium, page 354-. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

n n n

Vyacheslav Saltykov

Vyacheslav Chesnokov

Vyacheslav Yevseyev

Vyacheslav Bortnikov

 

Other publications of authors with the same name

Universal Address Sequence Generator for Memory Built-in Self-test., , and . CoRR, (2022)Obfuscation as Intellectual Rights Protection in VHDL Language., and . CISIM, page 337-340. IEEE Computer Society, (2007)Symmetric Transparent BIST for RAMs., , and . DATE, page 702-707. IEEE Computer Society / ACM, (1999)Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs., , and . DATE, page 173-179. IEEE Computer Society, (1998)Optimal Controlled Random Tests., and . CISIM, volume 10244 of Lecture Notes in Computer Science, page 27-38. Springer, (2017)Antirandom Test Vectors for BIST in Hardware/Software Systems., and . Fundam. Informaticae, 119 (2): 163-185 (2012)Multi Background Memory Testing., , and . CISIM, page 155-156. IEEE Computer Society, (2008)Transparent Memory Testing for Pattern-Sensitive Faults., and . ITC, page 860-869. IEEE Computer Society, (1994)Exact Aliasing Computation for RAM BIST., , and . ITC, page 13-22. IEEE Computer Society, (1995)Zero aliasing ROM BIST., , and . J. Electron. Test., 5 (4): 377-388 (1994)