( en | de | ru )

 

Disambiguation of "Bhunia, Swarup"

Author of the publication

copydeleteadd this publication to your clipboard
Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling.

, , and . DATE, page 1532-1537. EDA Consortium, San Jose, CA, USA, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Asamanjoy Bhunia

Anirban Bhunia

Krishna Swarup Jauhri

 

Other publications of authors with the same name

Internet of Things security: Are we paranoid enough?. ICCE, page 1. IEEE, (2018)Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits, , and . CoRR, (2007)Self-Healing Design in Deep Scaled CMOS Technologies., , , , and . Journal of Circuits, Systems, and Computers, (2012)Eat, but Verify: Low-Cost Portable Devices for Food Safety Analysis., , , , and . IEEE Consumer Electronics Magazine, 8 (1): 12-18 (2019)Intrinsic and Database-free Watermarking in ICs by Exploiting Process and Design Dependent Variability in Metal-Oxide-Metal Capacitances., , and . ISLPED, page 44:1-44:6. ACM, (2018)Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies, , , , and . CoRR, (2007)Hardware trojan attacks in FPGA devices: threat analysis and effective counter measures., , , and . ACM Great Lakes Symposium on VLSI, page 287-292. ACM, (2014)A study of asynchronous design methodology for robust CMOS-nano hybrid system design., and . JETC, 5 (3): 12:1-12:22 (2009)ENFIRE: An Energy-efficient Fine-grained Spatio-temporal Reconfigurable Computing Fabric (Abstact Only)., , , and . FPGA, page 275. ACM, (2016)Runtime Integrity Verification in Cyber-physical Systems using Side-Channel Fingerprint., , , and . ICCE, page 1-6. IEEE, (2019)