( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory.

, , и . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (2): 429-439 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michael Döngi

Purinerge und GAbAerge Calciumsignale in Astrozyten des Bulbus olfactorius der Maus. TU Kaiserslautern, (2009)

Dong Chen

Acceleration of the spatial selective excitation of MRI via sparse approximation. TU München, (2009)

Manfred Dönges

Johannes Dönges

Klaus Georg Dönges

 

Другие публикации лиц с тем же именем

Using Lifetime-Aware Progressive Programming to Improve SLC NAND Flash Memory Write Endurance., , и . IEEE Trans. Very Large Scale Integr. Syst., 22 (6): 1270-1280 (2014)Using Lossless Data Compression in Data Storage Systems: Not for Saving Space., , и . IEEE Trans. Computers, 60 (3): 335-345 (2011)Improving min-sum LDPC decoding throughput by exploiting intra-cell bit error characteristic in MLC NAND flash memory., , , , , и . MSST, стр. 1-6. IEEE Computer Society, (2014)Candidate bit based bit-flipping decoding algorithm for LDPC codes., , , , и . ISIT, стр. 2166-2168. IEEE, (2009)Reducing data transfer latency of NAND flash memory with soft-decision sensing., , и . ICC, стр. 7024-7028. IEEE, (2012)Using Quasi-EZ-NAND Flash Memory to Build Large-Capacity Solid-State Drives in Computing Systems., , , и . IEEE Trans. Computers, 62 (5): 1051-1057 (2013)On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (2): 429-439 (2011)Enabling NAND Flash Memory Use Soft-Decision Error Correction Codes at Minimal Read Latency Overhead., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (9): 2412-2421 (2013)Exploiting Memory Device Wear-Out Dynamics to Improve NAND Flash Memory System Performance., , и . FAST, стр. 245-258. USENIX, (2011)Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (10): 2718-2728 (2010)