Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Field-programmable logic and application : reconfigurable computing is going mainstream : 12th international conference, FPL 2002, Montpellier, France, September 2-4, 2002 : proceedings

I. on Field-Programmable Logic, Applications, M. Glesner, P. Zipf, and M. Renovell. Springer, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Peter Zipf

Andreas Zipf

Verena Zipf

Ruth Zipf

Hans Zipf

Other publications of authors with the same name

Field-programmable logic and application : reconfigurable computing is going mainstream : 12th international conference, FPL 2002, Montpellier, France, September 2-4, 2002 : proceedingsI. on Field-Programmable Logic, Applications, M. Glesner, P. Zipf, and M. Renovell. Springer, (2002)Applying Dynamic Reconfiguration for Fault Tolerance in Fine-Grained Logic Arrays.P. Zipf. IEEE Trans. Very Large Scale Integr. Syst., 16 (2): 134-143 (2008)Selected Papers from ReCoSoC 2008.M. Hübner, J. Moreno, G. Sassatelli, and P. Zipf. Int. J. Reconfigurable Comput., (2009)Optimal Single Constant Multiplication Using Ternary Adders.M. Kumm, O. Gustafsson, M. Garrido, and P. Zipf. IEEE Trans. Circuits Syst. II Express Briefs, 65-II (7): 928-932 (2018)Optimal and Heuristic Approaches to Modulo Scheduling With Rational Initiation Intervals in Hardware Synthesis.P. Sittel, N. Fiege, J. Wickerson, and P. Zipf. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (3): 614-627 (2022)A Domain-Specific Dynamically Reconfigurable Hardware Platform for Wireless Sensor Networks.H. Hinkelmann, P. Zipf, and M. Glesner. FPT, page 313-316. IEEE, (2007)A scalable reconfiguration mechanism for fast dynamic reconfiguration.H. Hinkelmann, P. Zipf, and M. Glesner. FPT, page 145-152. IEEE, (2008)More AddNet: A deeper insight into DNNs using FPGA-optimized multipliers.M. Hardieck, T. Habermann, F. Wagner, M. Mecik, M. Kumm, and P. Zipf. ISCAS, page 1-5. IEEE, (2023)Karatsuba with Rectangular Multipliers for FPGAs.M. Kumm, O. Gustafsson, F. de Dinechin, J. Kappauf, and P. Zipf. ARITH, page 13-20. IEEE, (2018)An FPGA-optimized architecture of horn and schunck optical flow algorithm for real-time applications.M. Kunz, A. Ostrowski, and P. Zipf. FPL, page 1-4. IEEE, (2014)

BibSonomy

Disambiguation of "Zipf, Peter"