( en | de | ru )

 

Disambiguation of "Matsutani, Hiroki"

Author of the publication

copydeleteadd this publication to your clipboard
A Case for Remote GPUs over 10GbE Network for VR Applications.

, , and . HEART, page 19:1-19:6. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiroki Takahashi

Hiroki Kawamura

Hiroki Sumizawa

 

Other publications of authors with the same name

Proxy Responses by FPGA-Based Switch for MapReduce Stragglers., , , and . IEICE Trans. Inf. Syst., 101-D (9): 2258-2268 (2018)A Port Combination Methodology for Application-Specific Networks-on-Chip on FPGAs., , , and . IEICE Trans. Inf. Syst., 90-D (12): 1914-1922 (2007)A Hardware-Based Caching System on FPGA NIC for Blockchain., , , and . IEICE Trans. Inf. Syst., 101-D (5): 1350-1360 (2018)3-D NoC on Inductive Wireless Interconnect., , , and . 3D Integration for NoC-based SoC Architectures, Springer, (2011)Introduction to the special session on "Interconnect enhances architecture: Evolution of wireless NoC from planar to 3D"., , , and . NOCS, page 174-175. IEEE, (2014)LaKe: The Power of In-Network Computing., , and . ReConFig, page 1-8. IEEE, (2018)MultiMQC: A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories., , and . FPT, page 134-141. IEEE, (2018)Destination Bundle: A Routing Table Reduction Technique for Distributed Routing on Dependable Networks-on-Chips., , and . PDPTA, page 1343-1349. CSREA Press, (2005)Accelerating ODE-Based Neural Networks on Low-Cost FPGAs., and . CoRR, (2020)An FPGA-Based Accelerator for Graph Embedding using Sequential Training Algorithm., , and . CoRR, (2023)