Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An FPGA-based processor for training convolutional neural networks.

Z. Liu, Y. Dou, J. Jiang, Q. Wang, and P. Chow. FPT, page 207-210. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wai Chow

Rosan Chow

Christopher Chow

Celia Chow

Olivia Chow

Other publications of authors with the same name

Accelerating Apache Spark with FPGAs.E. Ghasemi, and P. Chow. Concurr. Comput. Pract. Exp., (2019)The Multicluster Architecture: Reducing Processor Cycle Time Through Partitioning.K. Farkas, P. Chow, N. Jouppi, and Z. Vranesic. Int. J. Parallel Program., 27 (5): 327-356 (1999)Minimizing Excess Code Length and VLSI Complexity in the Multiplication Free Approximation of Arithmetic Coding.G. Feygin, P. Gulak, and P. Chow. Inf. Process. Manag., 30 (6): 805-816 (1994)A Modular Heterogeneous Stack for Deploying FPGAs and CPUs in the Data Center.N. Eskandari, N. Tarafdar, D. Ly-Ma, and P. Chow. FPGA, page 262-271. ACM, (2019)Optimization of data prefetch helper threads with path-expression based statistical modeling.T. Aamodt, and P. Chow. ICS, page 210-221. ACM, (2007)Virtualized Reconfigurable Hardware Resources in the SAVI Testbed.S. Byma, H. Bannazadeh, A. Leon-Garcia, J. Steffan, and P. Chow. TRIDENTCOM, volume 137 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 54-64. Springer, (2014)An efficient FPGA implementation of QR decomposition using a novel systolic array architecture based on enhanced vectoring CORDIC.J. Zhang, P. Chow, and H. Liu. FPT, page 123-130. IEEE, (2014)Exploring pipe implementations using an OpenCL framework for FPGAs.V. Mirian, and P. Chow. FPT, page 112-119. IEEE, (2015)A high-performance architecture for training Viola-Jones object detectors.C. Lo, and P. Chow. FPT, page 174-181. IEEE, (2012)Caffeinated FPGAs: FPGA framework For Convolutional Neural Networks.R. DiCecco, G. Lacey, J. Vasiljevic, P. Chow, G. Taylor, and S. Areibi. FPT, page 265-268. IEEE, (2016)

BibSonomy

Disambiguation of "Chow, Paul"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An FPGA-based processor for training convolutional neural networks.

Please choose a person to relate this publication to

Wai Chow

Rosan Chow

Christopher Chow

Celia Chow

Olivia Chow

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Chow, Paul"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML An FPGA-based processor for training convolutional neural networks.

Please choose a person to relate this publication to

Wai Chow

Rosan Chow

Christopher Chow

Celia Chow

Olivia Chow

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An FPGA-based processor for training convolutional neural networks.