Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A multi-standard interpolation filter for motion compensated prediction on high definition videos., , , , , and . LASCAS, page 1-4. IEEE, (2015)A Low-Complexity Algorithm and Its Low-Power and High-Throughput Architecture for 3D-HEVC DMM-1 Encoding Tool., , , , and . LASCAS, page 1-4. IEEE, (2020)High-Throughput Hardware for 3D-HEVC Depth-Map Intra Prediction., , , , , , , , and . IEEE Des. Test, 37 (3): 7-14 (2020)A Hardware Design for 3D-HEVC Depth Intra Skip with Synthesized View Distortion Change., , , , and . SBCCI, page 1-6. IEEE, (2020)Hardware-Friendly Unidirectional Disparity-Search Algorithm for 3D-HEVC., , , , , , , and . ISCAS, page 1-5. IEEE, (2018)ASIC power-estimation accuracy evaluation: A case study using video-coding architectures., , , , , , and . LASCAS, page 1-4. IEEE, (2018)Simplified HEVC FME Interpolation Unit Targeting a Low Cost and High Throughput Hardware Design., , , and . DCC, page 473. IEEE, (2013)An efficient sub-sample interpolator hardware for VP9-10 standards., , , , , , , and . ICIP, page 2167-2171. IEEE, (2016)Energy-Aware Motion and Disparity Estimation System for 3D-HEVC With Run-Time Adaptive Memory Hierarchy., , , , , , , , , and . IEEE Trans. Circuits Syst. Video Techn., 29 (6): 1878-1892 (2019)Low-Power and High-Throughput Architecture for 3D-HEVC Depth Modeling Mode 4., , , , , , and . SBCCI, page 1-6. IEEE, (2018)