( en | de | ru )

 

Disambiguation of "Nakura, Toru"

Author of the publication

copydeleteadd this publication to your clipboard
A Pulse Width controlled PLL and its automated design flow.

, , , and . ICECS, page 5-8. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Toru Nomura

Toru Matsuyama

Toru Kashima

Richard Heinrich Torunsky

Ulrike Torunsky

 

Other publications of authors with the same name

A Gate Delay Mismatch Tolerant Time-Mode Analog Accumulator Using a Delay Line Ring., , , and . IEICE Trans. Electron., 100-C (9): 736-745 (2017)Feedforward Active Substrate Noise Cancelling Based on di/dt of Power Supply., , and . IEICE Trans. Electron., 89-C (3): 364-369 (2006)Autonomous di/dt Control of Power Supply for Margin Aware Operation., , and . IEICE Trans. Electron., 89-C (11): 1689-1694 (2006)Cascaded Time Difference Amplifier with Differential Logic Delay Cell., , , , and . IEICE Trans. Electron., 94-C (4): 654-662 (2011)All-Digital On-Chip Monitor for PMOS and NMOS Process Variability Utilizing Buffer Ring with Pulse Counter., , , , and . IEICE Trans. Electron., 94-C (4): 487-494 (2011)A Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion., , , and . VLSI-SoC, page 55-58. IEEE, (2018)All-digital PMOS and NMOS process variability monitor utilizing buffer ring with pulse counter., , , , and . ASP-DAC, page 79-80. IEEE, (2011)One week TAT of 0.8μm CMOS gate array with analog elements for educational exercise., , , and . EWME, page 1-3. IEEE, (2016)Fully automated PLL compiler generating final GDS from specification., and . ISQED, page 437-442. IEEE, (2016)Density Aware Cell Library Design for Design-Technology Co-Optimization., and . ISQED, page 1. IEEE, (2022)