Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Energy-Efficient Thread-Level Speculation., , , , , , and . IEEE Micro, 26 (1): 80-91 (2006)CAVA: Using checkpoint-assisted value prediction to hide L2 misses., , , , and . ACM Trans. Archit. Code Optim., 3 (2): 182-208 (2006)Automatic parallelization of fine-grained meta-functions on a chip multiprocessor., and . CGO, page 130-140. IEEE Computer Society, (2011)Bulk Disambiguation of Speculative Threads in Multiprocessors., , , and . ISCA, page 227-238. IEEE Computer Society, (2006)Computing in 3D., , , , , , , , , and 2 other author(s). 3DIC, page TS6.1.1-TS6.1.2. IEEE, (2015)HiRe: using hint & release to improve synchronization of speculative threads., , , , and . ICS, page 143-152. ACM, (2012)SoftSig: software-exposed hardware signatures for code analysis and optimization., , , and . ASPLOS, page 145-156. ACM, (2008)Improving the effectiveness of searching for isomorphic chains in superword level parallelism., and . MICRO, page 718-729. ACM, (2017)CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction., , , , and . IEEE Comput. Archit. Lett., (2004)Automatic parallelization of fine-grained metafunctions on a chip multiprocessor., and . ACM Trans. Archit. Code Optim., 10 (4): 30:1-30:26 (2013)