Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Execution time comparison of lifting-based 2D wavelet transforms implementations on a VLIW DSP., , and . ISCAS, IEEE, (2006)A Specification Refinement Methodology for Power Efficient Partitioning of Data-Dominated Algorithms Within Performance Constraints., , , , , and . VLSI Signal Processing, 26 (3): 291-317 (2000)Strategy for power-efficient design of parallel systems., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 7 (2): 258-265 (1999)Architecture Design of a Reconfigurable Multiplier for Flexible Coarse-Grain Implementations., , , , , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 1027-1036. Springer, (2002)A methodology for power efficient partitioning of data-dominated algorithm specifications within performance constraints., , , , and . ISLPED, page 270-272. ACM, (1999)System-Level Modeling of Dynamically Reconfigurable Co-processors., , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 881-885. Springer, (2004)A novel algorithm for low-power image and video coding., , , and . IEEE Trans. Circuits Syst. Video Techn., 8 (3): 258-263 (1998)Power efficient data path synthesis of sum-of-products computations., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (3): 446-450 (2003)Hardware architecture for Fast 2D distance transformations., and . ICDIP, volume 9159 of SPIE Proceedings, page 91591X. SPIE, (2014)Memory hierarchy layer assignment for data re-use exploitation in multimedia algorithms realized on predefined processor architectures., , , , and . ICECS, page 285-288. IEEE, (2001)