Author of the publication

A Precision Pseudo Resistor Bias Scheme for the Design of Very Large Time Constant Filters.

, , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (7): 762-766 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips., , , , , , , and . VLSI-SoC, page 158-163. IEEE, (2006)Functional Periodic Intracortical Couplings Induced by Structured Lateral Inhibition in a Linear Cortical Network., , and . Neural Comput., 9 (3): 525-531 (1997)An Adaptive Cognitive Sensor Node for ECG Monitoring in the Internet of Medical Things., , , and . IEEE Access, (2022)Target-Aware Neural Architecture Search and Deployment for Keyword Spotting., , , , , and . IEEE Access, (2022)ALOHA: A Unified Platform-Aware Evaluation Method for CNNs Execution on Heterogeneous Systems at the Edge., , , , and . IEEE Access, (2021)Run-time Performance Monitoring of Heterogenous Hw/Sw Platforms Using PAPI., , , , , , , , and . CoRR, (2021)A micro-power mixed signal IC for battery-operated burglar alarm systems., , and . ISLPED, page 73-77. ACM, (2000)Modelling and Automated Implementation of Optimal Power Saving Strategies in Coarse-Grained Reconfigurable Architectures., , , , and . J. Electr. Comput. Eng., (2016)An integrated hardware/software design methodology for signal processing systems., , , , , , , , , and 1 other author(s). J. Syst. Archit., (2019)Optimizing Temporal Convolutional Network Inference on FPGA-Based Accelerators., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 10 (3): 348-361 (2020)