Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Weighted Current Summation Based Mixed Signal DRAM-PIM Architecture for Deep Neural Network Inference.

C. Sudarshan, T. Soliman, J. Lappas, C. Weis, M. Sadi, M. Jung, A. Guntoro, and N. Wehn. IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (2): 367-380 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudarshan Tiwari

Sudarshan Bahukudumbi

Sudarshan Malla

Sudarshan Baruah

Chirag Ashokkumar Jhala

Other publications of authors with the same name

Efficient Hardware Architectures for 1D- and MD-LSTM Networks.V. Rybalkin, C. Sudarshan, C. Weis, J. Lappas, N. Wehn, and L. Cheng. J. Signal Process. Syst., 92 (11): 1219-1245 (2020)Efficient Generation of Application Specific Memory Controllers.M. Natale, M. Jung, K. Kraft, F. Lauer, J. Feldmann, C. Sudarshan, C. Weis, S. Krumke, and N. Wehn. MEMSYS, page 233-247. ACM, (2020)Channel Models for Physical Unclonable Functions based on DRAM Retention Measurements.S. Müelich, S. Bitzer, C. Sudarshan, C. Weis, N. Wehn, M. Bossert, and R. Fischer. REDUNDANCY, page 149-154. IEEE, (2019)Efficient coding scheme for DDR4 memory subsystems.K. Kraft, D. Mathew, C. Sudarshan, M. Jung, C. Weis, N. Wehn, and F. Longnos. MEMSYS, page 148-157. ACM, (2018)Optimization of DRAM based PIM Architecture for Energy-Efficient Deep Neural Network Training.C. Sudarshan, M. Sadi, C. Weis, and N. Wehn. ISCAS, page 1472-1476. IEEE, (2022)ZuSE KI-AVFG. Thieu, S. Gesper, G. Payá-Vayá, C. Riggers, O. Renke, T. Fiedler, J. Marten, T. Stuckenberg, H. Blume, C. Weis and 18 other author(s). (2023)eBrainII: A 3 kW Realtime Custom 3D DRAM integrated ASIC implementation of a Biologically Plausible Model of a Human Scale Cortex.D. Stathis, C. Sudarshan, Y. Yang, M. Jung, S. Jafri, C. Weis, A. Hemani, A. Lansner, and N. Wehn. CoRR, (2019)Non-idealities and Design Solutions for Analog Memristor-Based Content-Addressable Memories.P. Manea, C. Sudarshan, F. Cüppers, and J. Strachan. NANOARCH, page 17:1-17:6. ACM, (2023)A Low Power In-DRAM Architecture for Quantized CNNs using Fast Winograd Convolutions.M. Ghaffar, C. Sudarshan, C. Weis, M. Jung, and N. Wehn. MEMSYS, page 158-168. ACM, (2020)Driving into the memory wall: the role of memory for advanced driver assistance systems and autonomous driving.M. Jung, S. McKee, C. Sudarshan, C. Dropmann, C. Weis, and N. Wehn. MEMSYS, page 377-386. ACM, (2018)

BibSonomy

Disambiguation of "Sudarshan, Chirag"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Weighted Current Summation Based Mixed Signal DRAM-PIM Architecture for Deep Neural Network Inference.

Please choose a person to relate this publication to

Sudarshan Tiwari

Sudarshan Bahukudumbi

Sudarshan Malla

Sudarshan Baruah

Chirag Ashokkumar Jhala

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Sudarshan, Chirag"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A Weighted Current Summation Based Mixed Signal DRAM-PIM Architecture for Deep Neural Network Inference.

Please choose a person to relate this publication to

Sudarshan Tiwari

Sudarshan Bahukudumbi

Sudarshan Malla

Sudarshan Baruah

Chirag Ashokkumar Jhala

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Weighted Current Summation Based Mixed Signal DRAM-PIM Architecture for Deep Neural Network Inference.