Author of the publication

An 8X-Parallelism Memory Access Reordering Polyphase Network for 60 GHz FBMC-OQAM Baseband Receiver.

, , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (12): 2347-2356 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The VLSI Design of Motion Adaptive De-interlacing with Horizontal and Vertical Motions Detection., , , and . APCCAS, page 1587-1590. IEEE, (2006)A Compact DSP Core with Static Floating-Point Arithmetic., , , , and . VLSI Signal Processing, 42 (2): 127-138 (2006)Digital Self-Healing using Smart Sensing Technique for IQ Mismatch and LO Leakage against Non-Flat Path Response in mmWave Communication System., , , and . ISCAS, page 1-5. IEEE, (2020)Complex-valued ICA utilizing signal-subspace demixing for robust DOA estimation and blind signal separation., and . Wireless Personal Communications, 43 (4): 1435-1450 (2007)High-resolution DOA estimation based on independent noise component for correlated signal sources., , and . Neural Comput. Appl., 18 (4): 381-385 (2009)A Digital Two-Stage Phase Noise Compensation and rCFO/rSCO Tracking Module for mmW Single Carrier Systems., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (5): 904-915 (2021)Joint Digital Online Compensation of TX and RX Time-Varying I/Q Mismatch and DC-Offset in mmWave Transceiver System., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (2): 919-932 (2022)Design of a mmWave Digital Baseband Receiver Integrated with WOLA-CP-OFDM Technique., , , , , and . ISCAS, page 742-746. IEEE, (2022)Blind RLS-Based Detection Using GSC with DF for STBC MC-CDMA Systems Under Mismatched Channel Estimation.. Wireless Personal Communications, 77 (4): 3041-3049 (2014)Dual-Mode All-Digital Baseband Receiver With a Feed-Forward and Shared-Memory Architecture for Dual-Standard Over 60 GHz NLOS Channel., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (3): 608-618 (2017)