Author of the publication

Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms.

, , , , and . DAC, page 247-252. ACM Press, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Energy-Efficient Shared Memory Architectures for Multi-Processor Systems-On-Chip., , and . Ultra Low-Power Electronics and Design, Kluwer / Springer, (2004)Workload-driven frequency-aware battery sizing., , and . ISLPED, page 1-6. IEEE, (2017)Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting., , , , , and . IEEE Trans. Computers, 48 (8): 769-779 (1999)Energy-performance tradeoffs for the shared memory in multi-processor systems-on-chip., , and . ISCAS (2), page 361-364. IEEE, (2004)Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control., , and . DAC, page 22-27. ACM Press, (1997)Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms., , , , and . DAC, page 247-252. ACM Press, (1999)Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques., , , , and . DAC, page 467-470. ACM Press, (1996)A hierarchical multi-level test generation system., and . Great Lakes Symposium on VLSI, page 54-59. IEEE, (1991)Pass-XNOR logic: A new logic style for P-N junction based graphene circuits., , , and . DATE, page 1-4. European Design and Automation Association, (2014)A timing-accurate modeling and simulation environment for networked embedded systems., , , , , and . DAC, page 42-47. ACM, (2003)